

interconnected form a closure member 70 for each unit circuit board 10 of all sub-strips 14 of the circuit board strip 10-1 having small singulation apertures or slits 71 at a region corresponding to each main slot 15 of the circuit board strip 10-1. In this case, the closure members 70 for all sub-strips 14 are simultaneously attached to those sub-strips 14.

Similar to the case of FIG. 8A, the reason why the closure member strip has the above mentioned arrangement in the case of FIG. 8B is to achieve an easy removal of the closure members 70. That is, the closure members 70 of the closure member strip can be easily detached from the circuit board strip 10 by inserting a planar bar (not shown) into each main slot 15 of the circuit board strip 10, thereby pushing the closure member strip, in particular, the portion thereof formed with the singulation apertures 71, in such a fashion that it is detached from the circuit board strip 10. In this case, the closure member strip utilizes an easy singulation configuration, applied to the technical field of postage-stamps, using small singulation apertures.

FIG. 9 illustrates an encapsulating method usable in the semiconductor package fabricating method according to the present invention.

In accordance with the encapsulating method shown in FIG. 9, a mold is used which includes an upper mold 91 having cavities 93 and gates 94, and a lower mold 92. First, the circuit board strip 10 is interposed between the upper and lower molds 91 and 92 in such a fashion that the second major surface 30a of each semiconductor chip 30 faces an associated one of the cavities 93 while facing an associated one of the gates 94 at the central portion thereof.

An encapsulating resin is then injected into each cavity 93 of the upper mold 91 through an associated one of the gates 94 in such a fashion that it flows outwardly from the central portion of the second major surface 30a of each semiconductor chip 30 along the second major surface 30a. Thus, each semiconductor chip 30 is encapsulated. In accordance with this encapsulating method, it is possible to minimize a wire sweeping phenomenon occurring during the encapsulating process, as compared to conventional encapsulating methods in which the encapsulation proceeds from one side of the circuit board. The reason why a minimized wire sweeping phenomenon occurs in accordance with the present invention is because a maximum pressure of the encapsulating resin is applied to the central portion of the second major surface of each semiconductor chip while being gradually reduced toward the peripheral portion of the second major surface where wires are arranged.

As apparent from the above description, in accordance with the present invention, a circuit board is used which has a through hole of a desired size adapted to receive a semiconductor chip, thereby allowing the thickness of the semiconductor chip to be offset by the thickness of the circuit board. Accordingly, it is possible to fabricate semiconductor packages having a super-thin structure.

In accordance with the present invention, the semiconductor chip is outwardly exposed at one major surface thereof without being encapsulated by an encapsulate. Accordingly, heat generated from the semiconductor chip can be easily discharged into the atmosphere. This results in an improvement in the thermal and electrical performance of the semiconductor chip.

In accordance with the present invention, the circuit board may be completely encapsulated at one major surface thereof by an encapsulate. In this case, it is possible to effectively prevent a bending phenomenon of the circuit board.

In addition, the use of closure members during the fabrication of semiconductor packages according to the present invention achieves an easy encapsulating process. For such closure members, closure member strips may be used, each of which has closure members for one sub strip of a circuit board strip. In this case, the closure member strips are individually attached to the sub-strips of the circuit board strip. Alternatively, a single closure member strip may be used which has closure members for all sub-strips of the circuit board strip while having small singulation apertures or slits. By virtue of such a single closure member strip or closure member strips, an easy removal of closure members is achieved.

Also, the encapsulating process involved in the fabrication of semiconductor packages is conducted in such a fashion that it proceeds from the second major surface of each semiconductor chip in accordance with the present invention. Accordingly, it is possible to achieve a uniform encapsulation while suppressing the occurrence of a wire sweeping phenomenon.

Other embodiments of semiconductor packages and methods of making them are disclosed in U.S. patent application Ser. No. 09/566,069, which was filed with the U.S. Patent and Trademark Office on May 5, 2000, and in U.S. patent application Ser. No. 09/574,006, which was filed on the same day as the present application. Both of these applications are incorporated herein by reference in their entireties.

Although embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.

What is claimed is:

1. A method for fabricating semiconductor packages, the method comprising:

providing a circuit board strip including a plurality of unit circuit boards, each unit circuit board having a plurality of first ball lands formed at a first major surface thereof, a plurality of bond fingers formed at an opposite second major surface thereof, vias through the circuit board each electrically connected between a bond finger and a first ball land, and a through hole between the first and second major surfaces;

receiving in each through hole a semiconductor chip having a first major surface, and an opposite second major surface provided with a plurality of input/output pads thereon, wherein the second major surface of the chip faces in the same direction as the first major surface of the respective circuit board;

electrically connecting the input/output pads of each semiconductor chip with associated ones of the bond fingers of the respective circuit board;

encapsulating the semiconductor chips, and filling the through hole of each unit circuit board of the circuit board strip using an encapsulating material;

fusing conductive balls on the first ball lands of each unit circuit board;

singulating the circuit board strip into semiconductor packages respectively corresponding to the unit circuit boards.

2. The method of claim 1, wherein the circuit board strip comprises:

a main strip including a resin substrate having a substantially rectangular strip shape, a first major surface and a second major surface;

13

- a plurality of main slots extending to a desired length in a direction transverse to a longitudinal direction of the main strip while being uniformly spaced apart from one another in the longitudinal direction of the main strip, thereby dividing the main strip into a plurality of sub-strips aligned together in the longitudinal direction of the main strip;
- a plurality of sub slots extending to a desired length and serving to divide each of the sub-strips into a plurality of strip portions arranged in a matrix array, each of the strip portions corresponding to one of the unit circuit boards having one of the through holes;
- a plurality of first circuit patterns each formed on the first major surface of the resin substrate for an associated one of the strip portions and provided with associated ones of the first ball lands;
- a plurality of second circuit patterns each formed on the second major surface of the resin substrate for an associated one of the strip portions and provided with associated ones of the bond fingers; and
- cover coats respectively coated over the first and second major surfaces of the resin substrate while allowing the bond fingers and the ball lands to be exposed there-through.
3. The method of claim 1, wherein the circuit board strip comprises:
- a resin substrate having a substantially rectangular strip shape provided with a first major surface and a second major surface;
- a plurality of slots extending to a desired length and serving to divide each of the resin substrate into a plurality of substrate portions arranged in a matrix array, each of the substrate portions corresponding to one of the unit circuit boards having one of the through holes;
- a plurality of first circuit patterns each formed on the first major surface of the resin substrate for an associated one of the strip portions and provided with associated ones of the first ball lands;
- a plurality of second circuit patterns each formed on the second major surface of the resin substrate for an associated one of the strip portions and provided with associated ones of the bond fingers; and
- cover coats respectively coated over the first and second major surfaces of the resin substrate while allowing the bond fingers and the ball lands to be exposed there-through.
4. The method of claim 1, further comprising attaching one or more closure members to the first surface of the substrate strip so that each through hole is covered thereby prior to receiving the semiconductor chip in the respective through hole.
5. The method of claim 2, further comprising:
- attaching a plurality of closure members to the first major surface of the circuit board strip in such a fashion that the closure members simultaneously cover associated ones of the through holes, prior to the step of receiving the semiconductor chips in the through holes.
6. The method according to claim 3, further comprising the step of:
- attaching a plurality of closure members to the first major surface of the circuit board strip in such a fashion that the closure members simultaneously cover associated ones of the through holes, prior to the step of receiving the semiconductor chips in the through holes.

14

7. The method according to claim 5, wherein attaching the closure member comprises:
- preparing closure member strips each having closure members for an associated one of the sub-strips; and
- individually attaching the closure member strips to the sub-strips, respectively, in such a fashion that each of the closure member strips is arranged to cover the main slot formed at one side of an associated one of the sub-strips.
8. The method according to claim 5, wherein attaching the closure member comprises:
- preparing a single closure member strip having closure members for all sub-strips of the circuit board strip while having small singulation apertures at a region corresponding to each of the main slots; and
- attaching the closure member strip to the main strip in such a fashion that the closure member strip is arranged to allow each of the small singulation apertures to be aligned with an associated one of the main slots.
9. The method of claim 4, wherein the one or more closure members are removed after encapsulating the semiconductor chips.
10. The method of claim 5, wherein the closure members are removed after encapsulating the semiconductor chips.
11. The method of claim 6, wherein the closure members are removed after encapsulating the semiconductor chips.
12. The method of claim 7, wherein the closure members are removed after encapsulating the semiconductor chips by inserting a bar into one or more of the main slots in a direction from the second major surface of the circuit board strip to the first major surface of the second board strip, thereby detaching an associated one of the closure members from the circuit board strip at one side of the associated closure member.
13. The method of claim 8, wherein the closure members are removed after encapsulating the semiconductor chips by inserting a bar into one or more of the main slots in a direction from the second major surface of the circuit board strip to the first major surface of the second board strip, thereby detaching an associated one of the closure members from the circuit board strip at one side of the associated closure member.
14. The method of to claim 4, wherein each closure member is selected from the group consisting of an insulating tape, an ultraviolet tape, and a copper layer.
15. The method of claim 5, wherein each of the closure members is selected from the group consisting of an insulating tape, an ultraviolet tape, and a copper layer.
16. The method of claim 6, wherein each of the closure members is selected from the group consisting of an insulating tape, an ultraviolet tape, and a copper layer.
17. The method of claim 4, wherein a unitary body of encapsulant material covers the second major surface of all of the unit circuit boards of the circuit board strip.
18. The method according to claim 5, wherein a unitary body of encapsulant material covers the second major surface of all of the unit circuit boards of the circuit board strip.
19. The method according to claim 6, wherein a unitary body of encapsulant material covers the second major surface all of the unit circuit boards of the circuit board strip.
20. The method according to claim 17, wherein singulating the circuit board strip is carried out in such a fashion that the encapsulant material and the circuit board strip are simultaneously split.
21. The method according to claim 18, wherein singulating the circuit board strip is carried out in such a fashion that the encapsulant material and the circuit board strip are simultaneously split.

15

22. The method according to claim 19, wherein singulating the circuit board strip is carried out in such a fashion that the encapsulant material and the circuit board strip are simultaneously split.

23. The method of claim 1, wherein encapsulating the circuit board strip comprises:

interposing the circuit board strip between a pair of mold dies, one of which has cavities and gates, in such a fashion that the second major surface of each of the semiconductor chips faces an associated cavity and a gate into the cavity; and

injecting the encapsulating material into each of the cavities through the associated gate in such a fashion that it flows outwardly from a central portion of the second major surface of the associated semiconductor chip along the second major surface.

24. The method of claim 2, wherein the encapsulating the circuit board strip comprises:

interposing the circuit board strip between a pair of mold dies, one of which has cavities and gates, in such a fashion that the second major surface of each of the semiconductor chips faces an associated cavity and a gate into the cavity; and

injecting the encapsulating material into each of the cavities through the associated gate in such a fashion that it flows outwardly from a central portion of the second major surface of the associated semiconductor chip along the second major surface.

25. The method of claim 4, wherein the encapsulating the circuit board strip comprises:

interposing the circuit board strip between a pair of mold dies, one of which has cavities and gates, in such a fashion that the second major surface of each of the semiconductor chips faces an associated cavity and a gate into the cavity; and

injecting the encapsulating material into each of the cavities through the associated gate in such a fashion that it flows outwardly from a central portion of the second major surface of the associated semiconductor chip along the second major surface, fills the through hole, and contacts the closure member.

16

26. The method of claim 9, wherein the encapsulating the circuit board strip comprises:

interposing the circuit board strip between a pair of mold dies, one of which has cavities and gates, in such a fashion that the second major surface of each of the semiconductor chips faces an associated cavity and a gate into the cavity; and

injecting the encapsulating material into each of the cavities through the associated gate in such a fashion that it flows outwardly from a central portion of the second major surface of the associated semiconductor chip along the second major surface, fills the through hole, and contacts the closure member.

27. The method of claim 1, wherein each unit circuit board of the circuit board strip is further provided with a plurality of second ball lands at the second major surface thereof.

28. The method of claim 2, wherein each unit circuit board of the circuit board strip is further provided with a plurality of second ball lands at the second major surface thereof.

29. The method of claim 3, wherein each unit circuit board of the circuit board strip is further provided with a plurality of second ball lands at the second major surface thereof.

30. The method of claim 27, further comprising fusing a plurality of conductive balls on the second ball lands.

31. The method of claim 28, further comprising fusing a plurality of conductive balls on the second ball lands.

32. The method of claim 29, further comprising fusing a plurality of conductive balls on the second ball lands.

33. The method of claim 4, wherein each unit circuit board of the circuit board strip is further provided with a plurality of second ball lands at the second major surface thereof.

34. The method of claim 33, wherein the one or more closure members are removed after encapsulating the semiconductor chips.

35. The method of claim 34, further comprising fusing a plurality of conductive balls on the second ball lands.

* * * * *